VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS), HYDERABAD Accredited by NAAC with $A^{++}$Grade

## B.E. (CSE \& AIML) III-Semester Main \& Backlog Examinations, Jan./Feb.-2024 <br> Computer Architecture

Time: $\mathbf{3}$ hours
Max. Marks: 60
Note: Answer all questions from Part-A and any FIVE from Part-B
Part-A $(10 \times 2=20 \mathrm{Marks})$

| Q. No. | Stem of the question | M | L | CO | PO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 .$ | The 8 bit register $\mathrm{AR}, \mathrm{BR}, \mathrm{CR}$ and DR initially have the following values: $\begin{aligned} & \mathrm{AR}=11110000 \\ & \mathrm{BR}=11111111 \\ & \mathrm{CR}=10111001 \\ & \mathrm{DR}=11101010 \end{aligned}$ <br> Determine the 8 -bit values in each register after the execution of the following sequence of micro operations: $\begin{aligned} & \mathrm{AR} \leftarrow \mathrm{AR}+\mathrm{BR} \\ & \mathrm{CR} \leftarrow \mathrm{CR} \mathrm{AND} \mathrm{DR} \end{aligned}$ | 2 | 2 | 1 | 1,2 |
| 2. | Draw a diagram of a bus system similar to three state buffers and a decoder instead of the multiplexer? | 2 | 2 | 1 | 1,2 |
|  | Describe the difference between a direct and an indirect address instruction and discuss how many references to memory are needed for each such type of instruction to bring an operand into a processor register? | 2 | 2 | 2 | 1,2 |
|  | Draw a timing diagram assuming that SC is cleared to 0 at time $\mathrm{T}_{3}$ if control signal $\mathrm{C}_{7}$ is active. $\mathrm{C}_{7} \mathrm{~T}_{3}: \mathrm{SC} \leftarrow 0$ | 2 | 3 | 2 | 1,2 |
|  | Convert the following numerical arithmetic expression into reverse Polish notation and show the stack operations for evaluating the result. $(5 * 4)[8(12-4)+2]$ | 2 | 2 | 3 | 1,2 |
|  | Distinguish External interrupts and Internal interrupts and give an example for each. | 2 | 2 | 3 | 1,2 |
|  | Define about Cycle Stealing and Burst mode transfers in DMA controller. | 2 | 1 | 4 | 1,2 |
|  | Indicate whether the following constitute a control, status, or data transfer commands. <br> a. Skip next instruction if flag is set. <br> b. Seek a given record on a magnetic disk. <br> c. Check if I/O device is ready. <br> d. Move printer paper to beginning of next page. | 2 | 3 | 4 | 1,2 |
| $\beta$ | Explain about locality of reference and also discuss about hit ratio associated with cache memory. | 2 | 1 | 5 | 1,2 |

\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
10. \\
11. a)
\end{tabular} \& \begin{tabular}{l}
A computer uses RAM chips of \(1024 \times 1\) capacity \\
a. how many chips are needed and how should their address lines be connected to provide a memory capacity of 1024 bytes? \\
b. How many chips are needed to provide a memory capacity of 16 K bytes? Explain in words how the chips are to be connected to the address bus.
\[
\text { Part-B }(5 \times 8=40 \mathrm{Marks})
\] \\
The outputs of four registers, R0, R1, R2, and R3, are connected through 4-to-l-line multiplexers to the inputs of a fifth register, R5. Each register is eight bits long. The required transfers are dictated by four timing variables T0 through T3 as follows:
\[
\begin{aligned}
\& \mathrm{T} 0: \mathrm{R} 5 \leftarrow \mathrm{R} 0 \\
\& \mathrm{~T} 1: \mathrm{R} 5 \leftarrow \mathrm{R} 1 \\
\& \mathrm{~T} 2: \mathrm{R} 5 \leftarrow \mathrm{R} 2 \\
\& \mathrm{~T} 3: \mathrm{R} 5 \nleftarrow \mathrm{R} 3
\end{aligned}
\] \\
The timing variables are mutually exclusive, which means that only one variable is equal to 1 at any given time, while the other three are equal 0 . Draw a block diagram showing the hardware implementation of the register transfers. Include the connections necessary from the four timing variables to the selection inputs of the multiplexers and to the load input of register R5.
\end{tabular} \& 2

4 \& 2 \& 5

1 \& 1,2

1,2 <br>

\hline b) \& | Explain in detail the application of the micro-operations to perform the following with suitable example and also mention the logic operation used in each case. |
| :--- |
| i) Selective set |
| ii) Selective Clear |
| iii) Selective complement |
| iv) Mask | \& 4 \& 2 \& \& 1,2 <br>


\hline 12. a) \& | A computer uses a memory unit with 1024 K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers and an address part. |
| :--- |
| i. How many bits are there in the operation code, the register code part, and the address part respectively? |
| ii. Draw the instruction word format and indicate the number of bits in each part. | \& 4 \& 3 \& 2 \& 1,2 <br>

\hline b) \& Explain the following memory-reference instructions and write the microoperations along with the control and timing signal needed to perform each of these instructions: \& 4 \& 2 \& 2 \& 1,2 <br>

\hline  \& | i) ADD |
| :--- |
| ii) STA |
| iii) BUN |
| iv) AND |
| Evaluate the following expression using one-address, two-address and threeaddress instruction formats and mention the advantage of using three-address format. $(\mathrm{P}+\mathrm{Q})^{*}(\mathrm{R}+\mathrm{S})$ | \& 4 \& 3 \& 3 \& 1,2 <br>

\hline
\end{tabular}

b) Differentiate RISC and CISC architectures and describe their main characteristics in detail.
14. a) Discuss the disadvantage of using Strobe pulse method of asynchronous transfer mode and how we can overcome that by using Handshaking method. Also explain the data transfer procedure when initiated by the source with a neat diagram.
b) Explain Priority interrupt and discuss about Polling and Daisy-chaining Priority mechanisms. Also Illustrate Daisy chaining mechanism by connecting three devices with CPU with a neat diagram.
15. a) A virtual memory system has an address space of 8 K words, a memory space of 4 K words, and page and block sizes of 1 K words. The following page reference changes occur during a given time interval. (Only page changes are listed. If the same page is referenced again, it is not listed twice.)

## 420126140102357

Determine the four pages that are resident in main memory after each page reference change if the replacement algorithm used is (a) FIFO; (b) LRU.
b) Discuss the differences between main memory and auxiliary memory and also explain about magnetic disks and magnetic tapes in detail.

Design an arithmetic circuit with one selection variable S and two n -bit data inputs A and B . The circuit generates the following four arithmetic operations in conjunction with the input carry Cin. Draw the logic diagram for the first two stages.

| S | $\mathrm{C}_{\text {in }}=0$ | Cin=1 |
| :---: | :--- | :--- |
| 0 | $\mathrm{D}=\mathrm{A}+\mathrm{B}($ add $)$ | $\mathrm{D}=\mathrm{A}+1$ <br> (increment) |
| 1 | $\mathrm{D}=\mathrm{A}-1$ <br> (decrement) | $\mathrm{D}=\mathrm{A}+\mathrm{B}+1$ <br> (subtract) |

b) Define control word \& control memory and explain the general configuration of a microprogrammed control unit in detail with a neat diagram.
17. Answer any two of the following:
a) Explain in detail how addition and subtraction of signed magnitude numbers are performed in computer arithmetic using flow chart.
b) Differentiate Programmed I/O and Interrupt-initiated I/O and discuss about them in detail.
c)

Explain the following mapping procedures for organizing cache memory:
a) Associative mapping
b) Direct mapping
c) Set-associative mapping

| 4 | 1 | 3 | 1,2 |
| :---: | :---: | :---: | :---: |
| 4 | 2 | 4 | 1,2 |
| 4 | 2 | 4 | 1,2 |
| 4 | 3 | 5 | 1,2 |
| 4 | 2 | 5 | 1,2 |
| 4 | 3 | 1 | 1,2 |
| 4 | 1 | 2 | 1,2 |
| 4 | 2 | 3 | 1,2 |
| 4 | 2 | 4 | 1,2 |
| 4 | 1 | 5 | 1,2 |

M : Marks; L: Bloom's Taxonomy Level; CO; Course Outcome; PO: Programme Outcome

| i) | Blooms Taxonomy Level - 1 | $20 \%$ |
| :---: | :--- | :--- |
| ii) | Blooms Taxonomy Level - 2 | $40 \%$ |
| iii) | Blooms Taxonomy Level - 3 \& 4 | $40 \%$ |

